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chain. The final section provides conclusions and discusses future work.
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II. PREVIOUS TECHNIQUES I. INTRODUCTION
There are two category of techniques used to achieve noise reduction in image sensors and detectors. The first category, T he past two decades have witnessed a considerable feedback control, is used mainly in image sensors such as improvement in image sensors and detectors, aimed at digital cameras [1] [2] [3] [4] . The second category uses a signal low noise and clear signal output. Detectors and processing chain to increase the signal-to-noise ratio in sensors have become routine in high energy physics detectors [5] [6] [7] . These techniques are briefly reviewed in this applications, leading to low noise electronic read-out arrayssection. The second technique, bandwidth control, uses a feedback ratio in pixel detectors and sensors. The resulting system can loop to attenuate the thermal noise of the reset transistor [9] . be used in wide variety of detectors with a range Of In this technique, after the capacitor is reset, an error amplifier is connected to the sensor capacitor in a feedback loop using a measure consecutive signal pulses without pileup or overlap. time varying resistance. The time varying resistance is A tradeoff exists due to the fact that reducing the signal pulse increased until the bandwidth of the amplifier is larger than the width will increase the signal rate but at the expense of higher noise bandwidth of the resistor. The amplifier controls the noise. Optimum shaping depends on the desired application. sensor node voltage by comparing it to the reference voltage.
Sometimes, the primary concern is noise reduction; whereas
The third technique is referred to as charge control. Here, other times, a high signal rate becomes the more important the sensor node is reset to either a supply or ground rail design aspect. In this case, the goal is to increase the signal-topotential. This is referred to as hard reset. Then, the node is re-noise ratio in detector sensors. So, the main focus will be on charged to a pre-determined reference [10] . After the sensing limiting the bandwidth to achieve a higher signal-to-noise capacitor is "hard" reset, a current source is connected to the ratio. sensor node by closing the feedback loop. The Signal processing chain used for CdZnTe detector in [11] from the supply line to ground. Figure 6 : Noise model for the bias resistor [15] The noise voltage applied to the amplifier input is We resolve the amplifier noise into three components. The C. Series resistance amplifier input for the purpose of matching, in order, to The series resistance, RS, has thermal noise which increase the signal-to-noise ratio at the input of the precontributes to the detector reset noise as well. The noise amplifier/amplifier chain. The matching capacitor is chosen to generator for the series resistance, Rs, is signified by a voltage be equal to the product of Cf, and Al. By using capacitive matching, we are following the principle of impedance source e -4kT which is added in series with the other 4s sR matching which maximizes the signal power transmission into noise sources in the circuit. the amplifier system.
IV. PROPOSED APPROACH V. RESULTS
A low noise amplifier/pre-amplifier chain is proposed for
The pre-amplifier/amplifier chain is designed in 0. l3um high capacitance sensors. The large sensor capacitance CMOS8RF IBM technology using the Cadence design increases the charge uncertainty on the sensor node after reset.
package (Assura). The circuit has a gain of 63 dB. The Due to the fact that a large capacitance enhances the reset frequency response is shown in fig.9 .
noise component of the system's signal-to-noise-ratio, The input to the pre-amplifier/amplifier chain from the innovative techniques need to be incorporated in readout capacitive sensor is simulated by a pulse with a pulse width of arrays to increase the signal-to-noise ratio. Fig. 7 The capacitor referred to as Cmatch in fig. 5 is used at the 80 times larger than the signal-to-noise ratio of the signal signal-to-noise ratio. We plan to connect the readout array processing chain reported previously [11] .
directly to the NASA's CdZnTe gamma ray radiation 
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